Skip to main content

FPGA MAFIAFabric RISCV_Cores Cache IPs FPGA

TFM MAFIA_Build GitHub - Project GitHub - Wiki

Intro
getting started
SW Compile
HW Compile
HW elaboration & simulation
advanced build options
HW GUI - debug
Build Options & Examples
Build GUI - command generator
cmd_handbook
mafia_scripts

Build Options & Examples

The MAFIA Build Flow

The MAFIA Build Flow

Contributors

Amichai Ben-David
Noam Sabban
Shmuel Sfez
Yeonatan Perelman
Daniel Kaufman
Roman Gilgor

RTL Units

Fabric
- Tile
- Router
RISCV Cores
Memory Subsystem
- Instruction Cache
- Data Cache
- Memory Controller

TFM

Project Tool
- Git & GitHub
- RISCV GCC
- Modelsim
- Quartus
System-Verilog

GitHub - links

GitHub - FPGA MAFIA
GitHub - FPGA MAFIA WIKI

Copyright © 2024 MAFIA Project